𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - RHINET: a network for high performance parallel computing using locally distributed computers

✍ Scribed by Kudoh, T.; Nishimura, S.; Yamamoto, J.; Nishi, H.; Nishimura, S.; Tatebe, O.; Amano, H.

Book ID: 126740214
Publisher: IEEE Comput. Soc
Year: 2000
Weight: 633 KB
Category: Article
ISBN-13: 9780769506500
DOI: 10.1109/IWIA.1999.898844

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc Innovative Architectur

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - On the parallelization of electrodynamic multilevel fast multipole method on distributed memory computers

✍ Velamparaambil, S.; Jiming Song, ; Weng Cho Chew, 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 808 KB

[IEEE Comput. Soc Innovative Architectur

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - Near fine grain parallel processing using static scheduling on single chip multiprocessors

✍ Kimura, K.; Kasahara, H. 📂 Article 📅 2000 🏛 IEEE Comput. Soc 🌐 English ⚖ 706 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI (July 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems - Architecture of a parallel computer cenju-4

✍ Kanoh, Y.; Hirose, T.; Nakamura, M.; Hosomi, T.; Tatsukawa, K.; Araki, H.; Sugaw 📂 Article 📅 1999 🏛 IEEE ⚖ 777 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - YAWARA: A Meta-Level Optimizing Computer System

✍ Baba, T.; Yokota, T.; Ootsu, K.; Furukawa, F.; Ishihara, G.; Saito, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 200 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01 - Maui, HI, USA (1998.10.24-1998.10.24)] Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01 - Cache coherence protocol for home proxy cache on RHiNET and its preliminary performance estimation

✍ Nakajo, ; Ishii, ; Yamamoto, ; Kudo, ; Yokoyama, ; Tsuchiya, ; Amano, 📂 Article 📅 2001 🏛 IEEE ⚖ 707 KB

[IEEE 2008 International Workshop on Inn

[IEEE 2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA 2008) - Hilo, HI (2008.01.21-2008.01.23)] 2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Unified Programming Environment for Heterogeneous Distributed Parallel Systems

✍ Hirasawa, Shoichi; Honda, Hiroki 📂 Article 📅 2008 🏛 IEEE ⚖ 361 KB