𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01 - Maui, HI, USA (1998.10.24-1998.10.24)] Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01 - Cache coherence protocol for home proxy cache on RHiNET and its preliminary performance estimation

✍ Scribed by Nakajo, ; Ishii, ; Yamamoto, ; Kudo, ; Yokoyama, ; Tsuchiya, ; Amano,

Book ID: 126638403
Publisher: IEEE
Year: 2001
Weight: 707 KB
Category: Article
ISBN-13: 9780769513096
DOI: 10.1109/IWIA.2001.955197

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01 - Maui, HI, USA (1998.10.24-1998.10.24)] Innovative Architecture for Future Generation High-Performance Processors and Systems IWIA-01 - An approach towards an analytical characterization of locality and its portability

✍ Bilardi, ; Peserico, 📂 Article 📅 2001 🏛 IEEE ⚖ 851 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Direct Instruction Wakeup for Out-of-Order Processors

✍ Ramirez, M.A.; Cristal, A.; Veidenbaum, A.V.; Villa, L.; Valero, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 134 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - YAWARA: A Meta-Level Optimizing Computer System

✍ Baba, T.; Yokota, T.; Ootsu, K.; Furukawa, F.; Ishihara, G.; Saito, M. 📂 Article 📅 2004 🏛 IEEE ⚖ 200 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - GXP : An Interactive Shell for the Grid Environment

✍ Taura, K. 📂 Article 📅 2004 🏛 IEEE ⚖ 174 KB

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Maui, HI, USA (12-14 Jan. 2004)] Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04) - Of Piglets and Threadlets: Architectures for Self-Contained, Mobile, Memory Programming

✍ Kogge, P.M. 📂 Article 📅 2004 🏛 IEEE ⚖ 143 KB

[IEEE International Workshop on Innovati

[IEEE International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06) - Kohala Coast, HI, USA (2006.01.23-2006.01.25)] International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06) - Compilation for Delay Impact Minimization in VLIW Embedded Systems

✍ Ayala, Jose; Atienza, David; Raghavan, Praveen; Lopez-Vallejo, Marisa; Catthoor, 📂 Article 📅 2006 🏛 IEEE ⚖ 364 KB