Redundancy effect on yield of binary tree RAMs

✍ Scribed by B. Ciciani

• Book ID: 104635897
• Publisher: Springer US
• Year: 1991
• Tongue: English
• Weight: 960 KB
• Volume: 2
• Category: Article
• ISSN: 0923-8174
• DOI: 10.1007/bf00135444

✦ Synopsis

Recently, a radically new RAM architecture was proposed by Jarwala and Pradhan [10] called TRAM architecture. A 64M version of this architecture is being prototyped by a DRAM manufacturer in Japan. The yield sensitivity of this binary Tree Dynamic RAMs (TRAMs) at variations in tree-depth and redundancy level is investigated in this article. It is analyzed not only the yield of all good chips, but also the probability of generating partially good chips. To this purpose a new stochastic yield model, overcoming the drawbacks of the existing ones, is used. The model is a straightforward one and easy to use in parametric studies of chip's yield versus redundancy level and reconfiguration strategies.