Reconfigurable Networks-on-Chip

✍ Scribed by Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, Yu-Hen Hu (auth.)

Publisher: Springer-Verlag New York
Year: 2012
Tongue: English
Leaves: 205
Edition: 1
Category: Library

No coin nor oath required. For personal study only.

✦ Synopsis

This book provides a comprehensive survey of recent progress in the design and implementation of Networks-on-Chip. It addresses a wide spectrum of on-chip communication problems, ranging from physical, network, to application layers. Specific topics that are explored in detail include packet routing, resource arbitration, error control/correction, application mapping, and communication scheduling. Additionally, a novel bi-directional communication channel NoC (BiNoC) architecture is described, with detailed explanation.

Written for practicing engineers in need of practical knowledge about the design and implementation of networks-on-chip;
Includes tutorial-like details to introduce readers to a diverse range of NoC designs, as well as in-depth analysis for designers with NoC experience to explore advanced issues;
Describes a variety of on-chip communication architectures, including a novel bi-directional communication channel NoC.

From the Foreword:

Overall this book shows important advances over the state of the art that will affect future system design as well as R&D in tools and methods for NoC design. It represents an important reference point for both designers and electronic design automation researchers and developers.

--Giovanni De Micheli

✦ Table of Contents

Front Matter....Pages i-xiii
Front Matter....Pages 1-1
Communication Centric Design....Pages 3-13
Preliminaries....Pages 15-31
Front Matter....Pages 33-33
Techniques for High Performance Noc Routing....Pages 35-50
Performance-Energy Tradeoffs for Noc Reliability....Pages 51-67
Energy-Aware Task Scheduling for Noc-Based DVS System....Pages 69-88
Front Matter....Pages 89-89
Bidirectional Noc Architecture....Pages 91-135
Quality-of-Service in BiNoc....Pages 137-156
Fault Tolerance in BiNoC....Pages 157-171
Energy-Aware Application Mapping for BiNoC....Pages 173-192
Concluding Remarks....Pages 193-194
Back Matter....Pages 195-203

✦ Subjects

Circuits and Systems; Processor Architectures

📜 SIMILAR VOLUMES

Reconfigurable Networks-on-Chip

📁 Reconfigurable Networks-on-Chip

✍ Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, Yu-Hen Hu (auth.) 📂 Library 📅 2012 🏛 Springer-Verlag New York 🌐 English

This book provides a comprehensive survey of recent progress in the design and implementation of Networks-on-Chip. It addresses a wide spectrum of on-chip communication problems, ranging from physical, network, to application layers. Specific topics that are explored in detail include packet r

Reconfigurable networks-on-chip

📁 Reconfigurable networks-on-chip

✍ Sao-Jie Chen, Ying-Cherng Lan, Wen-Chung Tsai, Yu-Hen Hu (auth.) 📂 Library 📅 2012 🏛 Springer-Verlag New York 🌐 English

This book provides a comprehensive survey of recent progress in the design and implementation of Networks-on-Chip. It addresses a wide spectrum of on-chip communication problems, ranging from physical, network, to application layers. Specific topics that are explored in detail include packet r

On-Chip Networks

📁 On-Chip Networks

✍ Li-Shiuan Peh, Natalie Enright Jerger 📂 Library 📅 2009 🏛 Morgan and Claypool Publishers 🌐 English

With the ability to integrate a large number of cores on a single chip, research into on-chip networks to facilitate communication becomes increasingly important. On-chip networks seek to provide a scalable and high-bandwidth communication substrate for multi-core and many-core architectures. High b

Networks on Chip

📁 Networks on Chip

✍ Axel Jantsch, Hannu Tenhunen (auth.), Axel Jantsch, Hannu Tenhunen (eds.) 📂 Library 📅 2004 🏛 Springer US 🌐 English

As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two ye

Networks on Chip

📁 Networks on Chip

✍ Jantsch A. 📂 Library 📅 2003 🌐 English

Networks on Chip presents a variety of topics, problems and approaches with the common theme to systematically organize the on-chip communication in the form of a regular, shared communication network on chip, an NoC for short.As the number of processor cores and IP blocks integrated on a single chi

System Level Design of Reconfigurable Sy

📁 System Level Design of Reconfigurable Systems-on-Chip

✍ Nikolaos Voros, Konstantinos Masselos 📂 Library 📅 2005 🏛 Springer 🌐 English

Describes in a consolidated way the results of a three-year research project, during which researchers from leading european industrial companies and research institutes have been working together. Contributors come from academia and industry, such companies as INTRACOM, VTT and Nokia being represen