✦ LIBER ✦

Rad hard 0.15μm Asics & NEPP

Book ID: 104367214
Publisher: Elsevier Science
Year: 2004
Tongue: English
Weight: 50 KB
Volume: 17
Category: Article
ISSN: 0961-1290
DOI: 10.1016/s0961-1290(04)00532-0

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and fabrication of a 0.25 μm

Design and fabrication of a 0.25 μm Rad-Hard ASIC for ALICE ITS data acquisition system

✍ Davide Falchieri; Alessandro Gabrielli; Enzo Gandolfi 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 241 KB

0.18μm CMOS, monolithic MSTP ASIC

✍ Peng Wang; Depeng Jin; Lieguang Zeng 📂 Article 📅 2006 🏛 SP Science Press 🌐 English ⚖ 236 KB

Can we do 0.15μm lithography with KrF?

✍ Nigel Farrar; Will Conley; Hareen Gangala; Carl Babcock; Hua-Yu Liu 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 640 KB

Deep-UV lithography using 248 and 193-nm light will likely be the microlithography technology of choice for the manufacture of advanced memory and logic semiconductor devices for the next decade. Since 193nm lithography development has been slow, the extension of 248nm technology to 150nm and beyond

A 0.8-μm CMOS technology for high-perfor

A 0.8-μm CMOS technology for high-performance ASIC memory and channelless gate array

✍ Liou, F.-T.; Han, Y.-P.; Bryant, F.R.; Zamanian, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 656 KB

Ionizing radiation effects on a 64-chann

Ionizing radiation effects on a 64-channel charge measurement ASIC designed in CMOS 0.35 μm technology

✍ A. La Rosa; F. Marchetto; J. Pardo; M. Donetti; A. Attili; F. Bourhaleb; R. Ciri 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 532 KB

Design and test of a 64-channel charge m

Design and test of a 64-channel charge measurement ASIC developed in CMOS 0.35 μm technology

✍ A. La Rosa; G. Mazza; M. Donetti; F. Marchetto; L. Luetto; A. Attili; F. Bourhal 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 440 KB