✦ LIBER ✦

Quantitative analysis and optimization techniques for on-chip cache leakage power

✍ Scribed by Nam Sung Kim, ; Blaauw, D.; Mudge, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An Innovative Power-Gating Technique for

✍ Masud H. Chowdhury; Pervez Khaled; Juliana Gjanci 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 702 KB

Full-chip subthreshold leakage power pre

✍ Narendra, S.; De, V.; Borkar, S.; Antoniadis, D.A.; Chandrakasan, A.P. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 913 KB

Interconnect and circuit modeling techni

✍ Chen, H.H.; Neely, J.S. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 328 KB

Circuits and techniques for high-resolut

✍ Alon, E.; Stojanovic, V.; Horowitz, M.A. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 570 KB

New physical techniques for IC functiona

✍ Christian Boit 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 618 KB

A study on global and local optimization

✍ Binder, T.; Heitzinger, C.; Selberherr, S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 320 KB