## Abstract This article proposes a new technique for designing multi‐phase voltage controlled oscillators (VCOs), which were implemented in the standard TSMC 0.35 μm SiGe 3P3M BiCMOS process. The quadrature voltage‐controlled oscillator (QVCO) consists of two direct‐ injection locked frequency div
Quadrature cross-coupled VCO implemented with body injection-locked frequency dividers
✍ Scribed by Sheng-Lyang Jang; Cheng-Chen Liu; Shin-Hsin Huang; Miin-Horng Juang
- Publisher
- John Wiley and Sons
- Year
- 2009
- Tongue
- English
- Weight
- 259 KB
- Volume
- 51
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
This article presents a CMOS quadrature voltage‐controlled oscillator (QVCO). The LC‐tank QVCO consists of two cross‐coupled __n__MOS divide‐by‐2 injection‐locked frequency divider (ILFDs) with a tail transistor, which serves the role of frequency doubler. The output of the tail transistor in one ILFD is injected to the bodies of the __n__MOSFETs in the other ILFD. The proposed CMOS QVCO has been implemented with the TSMC 0.18 μm CMOS technology and the die area is 0.595 × 0.896 mm^2^. At the supply voltage of 0.6 V, the total power consumption is 2.4 mW. The free‐running frequency of QVCO is tunable from 5.44 to 5.8 GHz as the tuning voltage is varied from 0.0 to 0.6 V. The measured phase noise at 1 MHz frequency offset is −115.62 dBc/Hz at the oscillation frequency of 5.44 GHz and the figure of merit (FOM) of the proposed QVCO is −186.6 dBc/Hz. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 1918–1921, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24495
📜 SIMILAR VOLUMES
## Abstract This letter proposes a dual‐band divide‐by‐2 transformer‐coupled quadrature injection‐locked frequency divider (QILFD).The QILFD is composed of a transformer‐coupled quadrature voltage controlled oscillator and two injection MOSFETs. The CMOS QILFD has been implemented with the Taiwan S
## Abstract This article presents a new divide‐by‐2 injection‐locked frequency divider (ILFD). The ILFD consists of a 2.1‐GHz top‐series quadrature voltage‐controlled oscillator (QVCO) and two NMOS switches, which are in parallel with the QVCO resonators for signal injection. The proposed CMOS ILFD
## Abstract This article presents a new divide‐by‐2 injection‐locked frequency divider (ILFD). The ILFD consists of a 2.1‐GHz top‐series quadrature voltage‐controlled oscillator (QVCO) and two NMOS switches, which are in parallel with the QVCO resonators for signal injection. The proposed CMOS ILFD
## Abstract This article presents a wide locking‐range divide‐by‐3 injection‐locked frequency divider (ILFD) employing tunable active inductors (TAIs), which are used to extend the locking range and to reduce die area. The CMOS ILFD is based on a voltage‐controlled oscillator (VCO) with cross‐coupl
## Abstract A 53–67 GHz wide locking range injection‐locked frequency divider (ILFD) has been designed and fabricated using 0.13‐μm CMOS process.By using forward body bias technique, the proposed ILFD demonstrates good performance of the wide locking range while maintaining low DC power consumption