𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Push-push voltage controlled dielectric resonator oscillator using a LTCC technology

✍ Scribed by In-Bok Yom; Dong-Hwan Shin; Seung-Hyeub Oh; Keun-Kwan Ryu


Book ID
102517752
Publisher
John Wiley and Sons
Year
2007
Tongue
English
Weight
343 KB
Volume
49
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis


Abstract

A push–push voltage‐controlled dielectric resonator oscillator (VCDRO) with a modified frequency tuning structure is investigated. The push–push VCDRO designed at 16 GHz is manufactured using a low temperature cofired ceramic (LTCC) technology to reduce the circuit size. The frequency tuning structure is embedded in a layer of A6 substrate by an advantage of LTCC process. Experimental results show that the fundamental frequency suppression is above 30 dBc, and a phase noise of push–push VCDRO presents a good performance of −103 dBc/Hz at 100 kHz offset frequency from carrier. © 2007 Wiley Periodicals, Inc. Microwave Opt Technol Lett 49: 1824–1827, 2007; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.22619


📜 SIMILAR VOLUMES


A new planar-type dielectric resonator u
✍ Sanghee Kim; Jounghyun Yim; Bumman Kim 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 425 KB

## Abstract A new planar‐type dielectric resonator (PDR) with a high unloaded __Q__ has been developed using LTCC Technology. The PDR consists of two different dielectric constant materials, high dielectric LTCC cavity (ϵ~__r__~ = 36) acting as a resonator and low dielectric LTCC layer (ϵ~__r__~ =

Design and evaluation of a −117 dBc/Hz p
✍ Ramesh K. Pokharel; Haruichi Kanaya; Keiji Yoshida 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 199 KB

## Abstract A 5 GHz‐band voltage‐controlled oscillator employing on‐chip coplanar‐waveguide resonator instead of inductor–capacitor–resonator is proposed, designed, and fabricated in 0.18 μm CMOS technology.The advantages of the proposed VCO are the wider frequency‐tuning range; smaller chip area a