✦ LIBER ✦

Processor-based built-in self-test for embedded DRAM

✍ Scribed by Dreibelbis, J.; Barth, J.; Kalter, H.; Kho, R.

Book ID: 119775173
Publisher: IEEE
Year: 1998
Tongue: English
Weight: 284 KB
Volume: 33
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.726568

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Built-in-test for processor-based module

Built-in-test for processor-based modules

✍ Ferraro, J. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 456 KB

RMBITP: A reconfigurable matrix based bu

RMBITP: A reconfigurable matrix based built-in self-test processor

✍ Habib Golnabi; John D. Provence 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 845 KB

Pseudorandom pattern built-in self-test

Pseudorandom pattern built-in self-test for embedded rams

✍ Teruhiko Yamada; Hiroshi Nakajima 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 459 KB

## Abstract The self‐test of built‐in RAMs is an excellent method to simplify the testing of VLSI. This paper considers the built‐in self‐test using the linear feedback shift registers on the pseudorandom input generator and the output signature analyzer. It is demonstrated that the method is usefu

Self-testing of cores-based embedded sys

Self-testing of cores-based embedded systems with built-in hardware

✍ Das, S.R. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 187 KB

Design of large embedded CMOS PLAs for b

Design of large embedded CMOS PLAs for built-in self-test

✍ Liu, D.L.; McCluskey, E.J. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 948 KB

A built-in self-testing method for embed

A built-in self-testing method for embedded multiport memory arrays

✍ Narayanan, V.; Ghosh, S.; Jone, W.-B.; Das, S.R. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 637 KB