✦ LIBER ✦

Parasitic extraction methodology for insulated gate bipolar transistors

✍ Scribed by M. Trivedi; K. Shenai

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A transient model for insulated gate bip

✍ Ryu, Sehwan; Lee, Myungsoo; Hajji, Mohsen A.; Ahn, Hyungkeun; Han, Deukyoung; El 📂 Article 📅 2008 🏛 Taylor and Francis Group 🌐 English ⚖ 397 KB

Series Connection of Insulated Gate Bipo

✍ Withanage, R.; Shammas, N. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 881 KB

A self-aligned short process for insulat

✍ Chow, T.P.; Baliga, B.J.; Gray, P.V.; Adler, M.S.; Chang, M.F.; Pifer, G.C.; Yil 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 562 KB

Fast Ignitron Trigger Circuit Using Insu

✍ Chaplin, Vernon H.; Bellan, Paul M. 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 605 KB

Adjustable high-speed insulated gate bip

✍ Fei Zhang, ; Lina Shi, ; Chengfang Li, ; Liang Zhang, ; Wei Wang, ; Wen Yu, ; Xi 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 565 KB

Equivalent circuit model for an insulate

✍ Kao, C.-H.; Tseng, C.-C.; Liang, Y.-C. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 249 KB