Parallel testing of parametric faults in
π
Article
π
1988
π
Elsevier Science
π
English
β 99 KB
A testable design of dynamic random-access memory (DRAM) architecture which allows one to access multiple cells in a word line simultaneously is presented. The technique utilises the two-dimensional (2-D) organisation of the DRAM and the resulting speedup of the conventional algorithm is considerabl