✦ LIBER ✦

Parallel processing in fortran with floating-point hardware

✍ Scribed by James M. Nelson; Charles E. Cohn

Book ID: 112208325
Publisher: John Wiley and Sons
Year: 1975
Tongue: English
Weight: 315 KB
Volume: 5
Category: Article
ISSN: 0038-0644
DOI: 10.1002/spe.4380050107

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Floating-point processors join forces in

Floating-point processors join forces in parallel processing architectures

✍ Simar, R., Jr.; Koeppen, P.; Leach, J.; Marshall, S.; Francis, D.; Mekras, G.; R 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 597 KB

Multiple precision floating-point comput

Multiple precision floating-point computation in FORTRAN

✍ S. B. Verma; Maithili Sharan 📂 Article 📅 1980 🏛 John Wiley and Sons 🌐 English ⚖ 507 KB

Floating point acceleration in massively

Floating point acceleration in massively parallel architectures

✍ Massimo Maresca; Arrigo L. Frisiani; Tullio Vernazza 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 404 KB

A hardware and software environment for

A hardware and software environment for parallel processing with PCs

✍ David N.J. White 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 346 KB

Hardware Acceleration for Finite-Element

Hardware Acceleration for Finite-Element Electromagnetics: Efficient Sparse Matrix Floating-Point Computations With FPGAs

✍ El-Kurdi, Y.; Giannacopoulos, D.; Gross, W.J. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 209 KB

A floating point multiplier performing I

A floating point multiplier performing IEEE rounding and addition in parallel

✍ Woo-Chan Park; Tack-Don Han; Shin-Dug Kim; Sung-Bong Yang 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 236 KB

In the conventional ¯oating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware comp