𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Floating point acceleration in massively parallel architectures

✍ Scribed by Massimo Maresca; Arrigo L. Frisiani; Tullio Vernazza

Publisher
Elsevier Science
Year
1989
Weight
404 KB
Volume
27
Category
Article
ISSN
0165-6074

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

A scalable tool architecture for diagnos
A scalable tool architecture for diagnosing wait states in massively parallel applications
✍ Markus Geimer; Felix Wolf; Brian J.N. Wylie; Bernd Mohr πŸ“‚ Article πŸ“… 2009 πŸ› Elsevier Science 🌐 English βš– 772 KB

When scaling message-passing applications to thousands of processors, their performance is often affected by wait states that occur when processes fail to reach synchronization points simultaneously. As a first step in reducing the performance impact, we have shown in our earlier work that wait stat

A floating point multiplier performing I
A floating point multiplier performing IEEE rounding and addition in parallel
✍ Woo-Chan Park; Tack-Don Han; Shin-Dug Kim; Sung-Bong Yang πŸ“‚ Article πŸ“… 1999 πŸ› Elsevier Science 🌐 English βš– 236 KB

In the conventional Β―oating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware comp