Parallel cellular floating-point multiplier
✍ Scribed by Frécon, L.
- Book ID
- 125509744
- Publisher
- The Institution of Electrical Engineers
- Year
- 1970
- Tongue
- English
- Weight
- 436 KB
- Volume
- 6
- Category
- Article
- ISSN
- 0013-5194
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
In the conventional ¯oating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware comp
A new algorithm for computing IEEE-compliant rounding is presented, called injection-based rounding. Injection-based rounding is simple and facilitates using the same rounding circuitry for di!erent precisions. We demonstrate the usefulness of injection-based rounding in a design of an IEEE #oating-