✦ LIBER ✦

ONOFIC approach: low power high speed nanoscale VLSI circuits design

✍ Scribed by Sharma, V.K.; Pattanaik, M.; Raj, B.

Book ID: 121194328
Publisher: Taylor and Francis Group
Year: 2013
Tongue: English
Weight: 486 KB
Volume: 101
Category: Article
ISSN: 0020-7217
DOI: 10.1080/00207217.2013.769186

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A comparative study of CMOS circuit desi

A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits

✍ BISDOUNIS, L.; GOUVETAS, D.; KOUFOPAVLOU, O. 📂 Article 📅 1998 🏛 Taylor and Francis Group 🌐 English ⚖ 330 KB

Design criterion for high-speed low-powe

Design criterion for high-speed low-power SC circuits

✍ F. A. Amoroso; A. Pugliese; G. Cappuccino 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 300 KB

An automated, low power, high speed comp

An automated, low power, high speed complementary PLA design system for VLSI applications

✍ S. Powell; E. Iodice; E. Friedman 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 507 KB

An automated Programmable Logic Array (PLA) design system that is fully compatible with the density and power constraints of VLSI is described. A low power CMOS version of the PLA has been integrated into a technology independent, automated PLA generation system to provide a self-contained, highly f

Investigation on low-voltage low-power s

Investigation on low-voltage low-power silicon bipolar design topology for high-speed digital circuits

✍ Schuppener, G.; Pala, C.; Mokhtari, M. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 77 KB

Circuit Design of a High Speed and Low P

Circuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator

✍ Lu Chen; Bingxue Shi; Chun Lu 📂 Article 📅 2001 🏛 Springer 🌐 English ⚖ 78 KB

[IEEE Comput. Soc 2002 IEEE Internationa

[IEEE Comput. Soc 2002 IEEE International Conference on Computer Design - Freiberg, Germany (16-18 Sept. 2002)] Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors - Low-power, high-speed CMOS VLSI design

✍ Kuroda, T. 📂 Article 📅 2002 🏛 IEEE Comput. Soc 🌐 English ⚖ 621 KB