An automated, low power, high speed complementary PLA design system for VLSI applications

✍ Scribed by S. Powell; E. Iodice; E. Friedman

• Publisher: Elsevier Science
• Year: 1984
• Tongue: English
• Weight: 507 KB
• Volume: 15
• Category: Article
• ISSN: 0026-2692
• DOI: 10.1016/s0026-2692(84)80070-1

✦ Synopsis

An automated Programmable Logic Array (PLA) design system that is fully compatible with the density and power constraints of VLSI is described. A low power CMOS version of the PLA has been integrated into a technology independent, automated PLA generation system to provide a self-contained, highly functional and low power, dense cell design capability. A description of the Complementary Programmable Logic Array (CPLA) technique is provided, particularly in terms of its integration into the automated PLA design system. Details of the system's input formats, minimization and verification capabilities, design flexibility, CAD compatibility, and processing speeds are discussed.