๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Complementary heterostructure FET technology for low power, high speed digital applications

โœ Scribed by David E. Fulkerson; Steven Baier; James Nohava; Rod Hochhalter

Publisher
Elsevier Science
Year
1996
Tongue
English
Weight
654 KB
Volume
39
Category
Article
ISSN
0038-1101

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

An automated, low power, high speed comp
An automated, low power, high speed complementary PLA design system for VLSI applications
โœ S. Powell; E. Iodice; E. Friedman ๐Ÿ“‚ Article ๐Ÿ“… 1984 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 507 KB

An automated Programmable Logic Array (PLA) design system that is fully compatible with the density and power constraints of VLSI is described. A low power CMOS version of the PLA has been integrated into a technology independent, automated PLA generation system to provide a self-contained, highly f

BipFLASH: A novel non-volatile memory ce
BipFLASH: A novel non-volatile memory cell concept for high-speed, low-power applications
โœ David Esseni; Luca Selmi ๐Ÿ“‚ Article ๐Ÿ“… 2001 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 186 KB

We present a novel non-volatile memory cell architecture, which remarkably improves injection efficiency over conventional channel hot electron programming. We show how this superior performance can be traded to achieve either low voltage-low power or high-speed operation. The cell concept is valida