✦ LIBER ✦

Online CORDIC algorithm and VLSI architecture for implementing QR-array processors

✍ Scribed by Hamill, R.; McCanny, J.V.; Walke, R.L.

Book ID: 118690567
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 207 KB
Volume: 48
Category: Article
ISSN: 1053-587X
DOI: 10.1109/78.823992

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The RPA — Optimising a processor array a

The RPA — Optimising a processor array architecture for implementation using VLSI

✍ C.R. Jesshope 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 457 KB

The RPA project aims at developing a general purpose array architecture exhibiting a wide range of perceived user parallelism. It comprises an array of efficient single-bit-slice cells, which can be configured in any number to form the processing elements of a processor array. Any number of cells i

VLSI algorithms, architectures, and impl

VLSI algorithms, architectures, and implementation of a versatile GF(2m) processor

✍ Hasan, M.A.; Wassal, A.G. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 440 KB

Architecture Design and FPGA Implementat

Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications

✍ P. Revathi; M.V. Nageswara Rao; G.R. Locharla 📂 Article 📅 2012 🏛 Elsevier ⚖ 631 KB

A Forward Angle Recoding CORDIC Algorith

A Forward Angle Recoding CORDIC Algorithm and Pipelined Processor Array Structure for Digital Signal Processing

✍ Yu Hen Hu 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 972 KB

The design and implementation of a pasca

The design and implementation of a pascal-based language for array processor architectures

✍ R.H. Perrott; R.W. Lyttle; P.S. Dhillon 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 929 KB

A new VLSI algorithm and architecture fo

A new VLSI algorithm and architecture for the hardware implementation of type IV discrete cosine transform using a pseudo-band correlation structure

✍ Chiper, Doru 📂 Article 📅 2011 🏛 De Gruyter Open Sp. z o.o. 🌐 English ⚖ 403 KB