✦ LIBER ✦

On Concurrent Test of Core-Based SOC Design

✍ Scribed by Yu Huang; Wu-Tung Cheng; Chien-Chung Tsai; Nilanjan Mukherjee; Omer Samman; Yahya Zaidan; Sudhakar M. Reddy

Book ID: 110349583
Publisher: Springer US
Year: 2002
Tongue: English
Weight: 337 KB
Volume: 18
Category: Article
ISSN: 0923-8174
DOI: 10.1023/a:1016541407006

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Tenth Asian Test Symposium - Kyoto

[IEEE Tenth Asian Test Symposium - Kyoto, Japan (19-21 Nov. 2001)] Proceedings 10th Asian Test Symposium - Resource allocation and test scheduling for concurrent test of core-based SOC design

✍ Yu Huang, ; Wu-Tung Cheng, ; Chien-Chung Tsai, ; Mukherjee, N.; Samman, O.; Zaid 📂 Article 📅 2001 🏛 IEEE ⚖ 565 KB

IEEE Std 1500 enables core-based SoC tes

IEEE Std 1500 enables core-based SoC test development

📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 60 KB

On-Chip SOC Test Platform Design Based o

On-Chip SOC Test Platform Design Based on IEEE 1500 Standard

✍ Kuen-Jong Lee; Tong-Yu Hsieh; Ching-Yao Chang; Yu-Ting Hong; Wen-Cheng Huang 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 494 KB

Design of Systems on a Chip: Design and

Design of Systems on a Chip: Design and Test || Embedded Core-based System-on-Chip Test Strategies

✍ Reis, Ricardo; Lubaszewski, Marcelo; Jess, Jochen A.G. 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 188 KB

Design Of Systems On A Chip / Marcello Lubaszewski, Ricardo Reise & Jachen A.g. Jess -- Microsystems Technology And Applications / J. Malcolm Wilkinson -- Core Architectures For Digital Media And The Associated Compilation Techniques / Jachen A.g. Jess -- Past, Present And Future Of Microprocessors

Efficient test solutions for core-based

Efficient test solutions for core-based designs

✍ Larsson, E.; Arvidsson, K.; Fujiwara, H.; Zebo Peng 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 795 KB

Test response reuse-based SoC core test

Test response reuse-based SoC core test compression and test scheduling for test application time minimization

✍ Jingbo Shao; Guangsheng Ma; Zhi Yang; Ruixue Zhang 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 308 KB

This paper presents a novel approach to system-on-a-chip (SoC) core test compression and test scheduling. Every test set is compressed through the test responses of its preceding core in preprocessing step by simulation. Consequently, under our method the test sets contain two parts: (1) the test s