✦ LIBER ✦

Noise modeling and characterization for 1.5-V 1.8-GHz SOI low-noise amplifier

✍ Scribed by Wei Jin; Weidong Liu; Chaohe Hai; Chan, P.C.H.; Chenming Hu

Book ID: 114538638
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 261 KB
Volume: 48
Category: Article
ISSN: 0018-9383
DOI: 10.1109/16.915730

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Corrections to “A 1.5-V, 1.5-GHz CMOS Lo

Corrections to “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier”

✍ Shaeffer, D.K.; Lee, T.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 85 KB

1.8-V 3.1–10.6-GHz CMOS low-noise amplif

1.8-V 3.1–10.6-GHz CMOS low-noise amplifier for ultra-wideband applications

✍ Yang Lu; Kiat Seng Yeo; Jian Guo Ma; Manh Anh Do; Zhenghao Lu 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 141 KB

## Abstract A novel CMOS low‐noise amplifier (LNA) for 3.1–10.6‐GHz ultra‐wideband (UWB) applications is presented in this paper. As opposed to most of the previously reported UWB LNAs, which are based on SiGe technology, the proposed UWB LNA is designed based on chartered semiconductor manufacturi

Noise and linearity optimization methods

Noise and linearity optimization methods for a 1.9GHz low noise amplifier

✍ Wei Guo; Da-quan Huang 📂 Article 📅 2003 🏛 SP Zhejiang University Press 🌐 English ⚖ 394 KB

Comment on Corrections to “A 1.5-V

Comment on Corrections to “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier”

✍ Shaeffer, D.K.; Lee, T.H. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 48 KB

A 1.5-V 2–9.6-GHz Inductorless Low-Noise

A 1.5-V 2–9.6-GHz Inductorless Low-Noise Amplifier in 0.13-μm CMOS

✍ Qiang Li; Yue Ping Zhang 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 801 KB

A 60-GHz low-noise amplifier for 60-GHz

A 60-GHz low-noise amplifier for 60-GHz dual-conversion receiver

✍ Yo-Sheng Lin; Simon S. Wong 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 443 KB

## Abstract A 60‐GHz‐band low‐noise amplifier (LNA) using bulk 65‐nm CMOS technology is reported. To achieve sufficient gain, this LNA is composed of three cascade common‐source stages followed by a cascode output stage. Current‐sharing technique is adopted in the second and third stage to reduce p