Negative bias temperature instabilities in sequentially stressed and annealed p-channel power VDMOSFETs
✍ Scribed by D. Danković; I. Manić; V. Davidović; S. Djorić-Veljković; S. Golubović; N. Stojadinović
- Book ID
- 108210727
- Publisher
- Elsevier Science
- Year
- 2007
- Tongue
- English
- Weight
- 378 KB
- Volume
- 47
- Category
- Article
- ISSN
- 0026-2714
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
Threshold voltage instabilities induced in p-channel power VDMOSFETs by pulsed negative bias temperature stressing are presented and compared with corresponding instabilities found after the static NBT stress. Degradation observed under the pulsed stress conditions depends on the frequency and duty
The effect of inhomogeneous negative bias temperature stress (NBTS) applied to p-MOS transistors under analog and RF CMOS operating conditions is investigated. Experimental data of a 0.18 and 0.25 lm standard CMOS process are presented and an analytical model is derived to physically explain the eff