✦ LIBER ✦

Multiple-gate SOI MOSFETs: device design guidelines

✍ Scribed by Jong-Tae Park; Colinge, J.-P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Comparison of the scaling characteristic

✍ Aniket A. Breed; Kenneth P. Roenker 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 452 KB

Design Guideline of Multi-Gate MOSFETs W

✍ Toshiharu Nagumo; Toshiro Hiramoto 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 692 KB

Fully depleted CMOS/SOI device design gu

✍ Banna, S.R.; Chan, P.C.H.; Chan, M.; Fung, S.K.H.; Ko, P.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 279 KB

Design guideline for minimum channel len

✍ Kawamoto, A.; Mitsuda, H.; Omura, Y. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 339 KB

Design guideline of a thin film SOI powe

✍ Yuka Morisawa; Takuya Kodama; Satoshi Matsumoto 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 994 KB

Device Design and Electron Transport Pro

✍ Irisawa, T.; Numata, T.; Tezuka, T.; Usuda, K.; Sugiyama, N.; Takagi, S.-I. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 396 KB