✦ LIBER ✦

Multilevel circuit clustering for delay minimization

✍ Scribed by Sze, C.N.; Ting-Chi Wang; Wang, L.-C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimal circuit clustering for delay min

✍ Sze, C.N.; Ting-Chi Wang 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 449 KB

Edge separability-based circuit clusteri

✍ Cong, J.; Sung Kyu Lim 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 604 KB

A Delay Line Circuit Design for Crosstal

✍ Chaeho Chung; Soobum Lee; Byung Man Kwak; Gawon Kim; Joungho Kim 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 656 KB

Multifault and delay-fault testability o

✍ Wuudiann Ke; P. R. Menon 📂 Article 📅 1995 🏛 Springer US 🌐 English ⚖ 327 KB

H∞ sensitivity minimization for delay sy

✍ David S. Flamm; Sanjoy K. Mitter 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 589 KB

Layer assignment for VLSI interconnect d

✍ Ciesielski, M.J. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 648 KB