✦ LIBER ✦

Multi-bit Delta-Sigma Modulator Using a Modified DWA Algorithm

✍ Scribed by Chien-Hung Kuo; Tzu-Chien Hsueh; Shen-Iuan Liu

Book ID: 110400215
Publisher: Springer
Year: 2002
Tongue: English
Weight: 224 KB
Volume: 33
Category: Article
ISSN: 0925-1030
DOI: 10.1023/a:1020769913779

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Second Order Multi-Bit Sigma Delta Mod

A Second Order Multi-Bit Sigma Delta Modulator with Single-Bit Feedback

✍ Bingxin Li; Hannu Tenhunen 📂 Article 📅 2004 🏛 Springer 🌐 English ⚖ 379 KB

Top-down design methodology of a multi-b

Top-down design methodology of a multi-bit continuous-time delta–sigma modulator

✍ A. Mariano; D. Dallet; Y. Deval; J.-B. Bégueret 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 817 KB

Design and Analysis of a CMOS Switched-C

Design and Analysis of a CMOS Switched-Current Sigma-Delta Modulator Using Multi Level Simulations

✍ Ping Zhu; Hannu Tenhunen 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 583 KB

A systematic design methodology for powe

A systematic design methodology for power-optimal design of high-order multi-bit continuous-time Delta-Sigma modulators

✍ Yi Ke; Soheil Radiom; Jan Craninckx; Guy Vandenbosch; Georges G. E. Gielen 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 605 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con