✦ LIBER ✦

Top-down design methodology of a multi-bit continuous-time delta–sigma modulator

✍ Scribed by A. Mariano; D. Dallet; Y. Deval; J.-B. Bégueret

Publisher: Springer
Year: 2008
Tongue: English
Weight: 817 KB
Volume: 60
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-008-9206-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A systematic design methodology for powe

A systematic design methodology for power-optimal design of high-order multi-bit continuous-time Delta-Sigma modulators

✍ Yi Ke; Soheil Radiom; Jan Craninckx; Guy Vandenbosch; Georges G. E. Gielen 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 605 KB

Design of a continuous-time Gm–C bandpas

Design of a continuous-time Gm–C bandpass Delta-Sigma modulator

✍ Koji Matsuura; Takao Waho 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 786 KB

Clock jitter error in multi-bit continuo

Clock jitter error in multi-bit continuous-time sigma-delta modulators with non-return-to-zero feedback waveform

✍ Ramón Tortosa; José M. de la Rosa; Francisco V. Fernández; Angel Rodríguez-Vázqu 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 423 KB

DISCO: a graphical methodology for the d

DISCO: a graphical methodology for the design of Sigma-Delta modulators

✍ Alexander Buhmann; Matthias Keller; Michael Maurer; Maurits Ortmanns; Yiannos Ma 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 469 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con