๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Modeling of MOS scaling with emphasis on gate tunneling and source/drain resistance

โœ Scribed by Chang-Hoon Choi; Zhiping Yu; Robert W. Dutton


Book ID
102619802
Publisher
Elsevier Science
Year
2000
Tongue
English
Weight
393 KB
Volume
27
Category
Article
ISSN
0749-6036

No coin nor oath required. For personal study only.

โœฆ Synopsis


Two critical aspects of the MOS scaling towards sub-100 nm gate length are addressed: the gate tunneling and capacitance modeling, and optimization of shallow source/drain (S/D) extension junction to minimize the series resistance. Both advanced physics (quantum mechanics or QM) and practical solution (circuit simulation) are used to tackle the modeling approach. Good results have been obtained compared to available experimental data, validating the hierarchical methodology used in this paper. A hybrid, semi-analytical QM model for channel carrier profile and an accurate direct tunneling model have been developed. An nMOS transistor with effective channel length of 0.08 micron has been analyzed to demonstrate the methodology proposed.


๐Ÿ“œ SIMILAR VOLUMES


An MOS transistor with Schottky source/d
โœ S.A. Rishton; K. Ismail; J.O. Chu; K. Chan ๐Ÿ“‚ Article ๐Ÿ“… 1997 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 190 KB

A new design of metal-oxide-semiconductor field effect transistor is presented, where both the gate resistance and the source-drain resistance are greatly reduced compared to conventional designs. The device employs Schottky source/drain contacts and a T-shaped gate. Characteristics are measured of