✦ LIBER ✦

Modeling for reduced gate capacitance of nanoscale MOSFETs

✍ Scribed by Dai Yue-hua; Chen Jun-ning; Ke Dao-ming; Xu Chao; Sun Jia-e

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Compact-Modeling Solutions For Nanoscale

✍ Iniguez, B.; Fjeldly, T.A.; Lazaro, A.; Danneville, F.; Deen, M.J. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 617 KB

On the gate capacitance limits of nanosc

✍ Lixin Ge; Gamiz, F.; Workman, G.O.; Veeraraghavan, S. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 261 KB

Gate Capacitance Modeling and Diameter-D

✍ Yeonghun Lee; Kakushima, K.; Natori, K.; Iwai, H. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 811 KB

Modeling of Gate Current and Capacitance

✍ J. P. Sun; Wei Wang; Toru Toyabe; Ning Gu; Pinaki Mazumder 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 378 KB

A compact scattering model for the nanos

✍ Rahman, A.; Lundstrom, M.S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 200 KB

Compact modeling of gate sidewall capaci

✍ Roy, A.S.; Enz, C.C.; Sallese, J.M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 107 KB