𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Mathematical formalisms for performance evaluation of networks-on-chip

✍ Scribed by Kiasari, Abbas Eslami; Jantsch, Axel; Lu, Zhonghai

Book ID
120559787
Publisher
Association for Computing Machinery
Year
2013
Tongue
English
Weight
446 KB
Volume
45
Category
Article
ISSN
0360-0300

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Chip size and performance evaluations of
Chip size and performance evaluations of shared cache for on-chip multiprocessor
✍ Takahiro Sasaki; Tomohiro Inoue; Nobuhiko Omori; Tetsuo Hironaka; Hans J. Mattau πŸ“‚ Article πŸ“… 2005 πŸ› John Wiley and Sons 🌐 English βš– 377 KB

## Abstract Recent semiconductor technology has made on‐chip multiprocessors with several CPUs and cache memories on a single chip a realistic possibility. Generally, conventional multiprocessor systems with shared memory offer a simple programming model, but need a cache coherency mechanism that m