𝔖 Bobbio Scriptorium

✦ LIBER ✦

LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS

✍ Scribed by Boni, A.; Pierazzi, A.; Vecchi, D.

Book ID: 119775847
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 129 KB
Volume: 36
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.913751

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power LVDS I/O interface for above 2

Low-power LVDS I/O interface for above 2Gb/s-per-pin operation

✍ Xihu Wang; Longsheng Wu; Youbao Liu 📂 Article 📅 2009 🏛 SP Science Press 🌐 English ⚖ 220 KB

Gigabit-per-second, ECL-compatible I/O i

Gigabit-per-second, ECL-compatible I/O interface in 0.35-μm CMOS

✍ Djahanshahi, H.; Hansen, F.; Salama, C.A.T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 375 KB

1.2-Gb/s true PECL 100K compatible I/O i

1.2-Gb/s true PECL 100K compatible I/O interface in 0.35-μm CMOS

✍ Boni, A. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 183 KB

[IEEE Tutorial (ICICDT) - Grenoble, Fran

[IEEE Tutorial (ICICDT) - Grenoble, France (2008.06.2-2008.06.4)] 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial - Comparative analysis of two operational amplifier topologies for a 40MS/s 12-bit pipelined ADC in 0.35μm CMOS

✍ Diaz-Madrid, Jose-Angel; Neubauer, Harald; Domenech-Asensi, Gines; Ruiz, Ramon 📂 Article 📅 2008 🏛 IEEE ⚖ 984 KB

[IEEE Proceedings of the 11th Internatio

[IEEE Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 - Taiwan (5-8 July 2004)] Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743) - ESD protection design for high-speed I/O interface of stub series terminated logic (SSTL) in a 0.25-μm salicided CMOS process

✍ Ming-Dou Ker, ; Che-Hao Chuang, 📂 Article 📅 2004 🏛 IEEE ⚖ 275 KB