✦ LIBER ✦

Gigabit-per-second, ECL-compatible I/O interface in 0.35-μm CMOS

✍ Scribed by Djahanshahi, H.; Hansen, F.; Salama, C.A.T.

Book ID: 119775393
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 375 KB
Volume: 34
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.777105

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

LVDS I/O interface for Gb/s-per-pin oper

LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS

✍ Boni, A.; Pierazzi, A.; Vecchi, D. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 129 KB

1.2-Gb/s true PECL 100K compatible I/O i

1.2-Gb/s true PECL 100K compatible I/O interface in 0.35-μm CMOS

✍ Boni, A. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 183 KB

[IEEE 2004 IEEE International Symposium

[IEEE 2004 IEEE International Symposium on Circuits and Systems - Vancouver, BC, Canada (23-26 May 2004)] 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) - Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-μm CMOS technology

✍ Che-Hao Chuang, ; Ming-Dou Ker, 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 342 KB

'IEEE Catalog Number: 04CH37512'--T.p. verso.' ... ISCAS 2004 ...'--p. iii.Includes bibliographical references and author indexes.Also available via the World Wide Web.

[IEEE Proceedings of the 11th Internatio

[IEEE Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 - Taiwan (5-8 July 2004)] Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743) - ESD protection design for high-speed I/O interface of stub series terminated logic (SSTL) in a 0.25-μm salicided CMOS process

✍ Ming-Dou Ker, ; Che-Hao Chuang, 📂 Article 📅 2004 🏛 IEEE ⚖ 275 KB