๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Low power Wallace multiplier design based on wide counters

โœ Scribed by Sa'ed Abed; Bassam Jamil Mohd; Zaid Al-bayati; Sahel Alouneh

Publisher
John Wiley and Sons
Year
2011
Tongue
English
Weight
273 KB
Volume
40
Category
Article
ISSN
0098-9886

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Low power multipliers based on new hybri
Low power multipliers based on new hybrid full adders
โœ Z. Abid; H. El-Razouk; D.A. El-Dib ๐Ÿ“‚ Article ๐Ÿ“… 2008 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 398 KB

Five hybrid full adder designs are proposed for low power parallel multipliers. The new adders allow NAND gates to generate most of the multiplier partial product bits instead of AND gates, thereby lowering the power consumption and the total number of needed transistors. For an 8 ร‚ 8 implementation

A 1 ร— 4 polarization and wavel
A 1 ร— 4 polarization and wavelength independent optical power splitter based on a novel wide-angle low-loss Y-junction
โœ K.K. Chung; H.P. Chan; P.L. Chu ๐Ÿ“‚ Article ๐Ÿ“… 2006 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 736 KB

A 1 โ€ข 4 polarization and wavelength independent optical power splitter is reported. This device is based on a novel wide-angle lowloss Y-junction structure which can give a theoretical TE junction excess loss of 0.26 dB at a branching angle of 16ยฐ. To the best of our knowledge, it is so far the lowe