✦ LIBER ✦

Low power pass-transistor logic and application examples

✍ Scribed by Kazuo Taki; Bu-Yeol Lee

Book ID: 101293800
Publisher: John Wiley and Sons
Year: 1998
Tongue: English
Weight: 260 KB
Volume: 81
Category: Article
ISSN: 1042-0967
DOI: 10.1002/(sici)1520-6440(199809)81:9<54::aid-ecjc7>3.0.co;2-z

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Study of n-MOS Natural Transistor for

A Study of n-MOS Natural Transistor for Pass Transistor Logic

✍ Srivastava, A. 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 207 KB

Differential and pass-transistor CMOS lo

Differential and pass-transistor CMOS logic for high performance systems

✍ Vojin G. Oklobdzija 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 668 KB

This paper presents a review of differential and pass-transistor logic used in today's high performance systems. Various circuit and logic design styles used in contemporary high performance processors have been reviewed. The new logic is advantageous over standard CMOS in terms of performance and v

Analysis of heterojunction bipolar trans

Analysis of heterojunction bipolar transistor/resonant tunneling diode logic for low-power and high-speed digital applications

✍ Chang, C.E.; Asbeck, P.M.; Wang, K.-C.; Brown, E.R. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 757 KB

Derivation of low-power first-order low-

Derivation of low-power first-order low-pass, high-pass and all-pass filters

✍ Erkan Yuce; Shahram Minaei 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 751 KB

Performance Analysis of Reversed Binary

Performance Analysis of Reversed Binary Decision Diagram Pass Transistor Logic Synthesis

✍ Thangavel Bhuvaneswari; Vishnuvajjula Prasad; Ajay Kumar Singh; Chinnaiyan Senth 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 168 KB

## SUMMARY Binary decision diagrams (BDDs) are the most frequently used data structure for the representation and handling of Boolean functions because of their excellent time and space efficiencies. In this article, a reversed BDD‐based pass transistor logic (PTL) logic synthesis is presented for

Design of low-power quaternary CMOS logi

Design of low-power quaternary CMOS logic circuits

✍ Chotei Zukeran; Chushin Afuso; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1986 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB