✦ LIBER ✦

Low-Power Multiplier Design Using a Bypassing Technique

✍ Scribed by Chua-Chin Wang; Gang-Neng Sung

Book ID: 106559570
Publisher: Springer US
Year: 2008
Tongue: English
Weight: 540 KB
Volume: 57
Category: Article
ISSN: 1939-8018
DOI: 10.1007/s11265-008-0319-y

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low power Wallace multiplier design base

Low power Wallace multiplier design based on wide counters

✍ Sa'ed Abed; Bassam Jamil Mohd; Zaid Al-bayati; Sahel Alouneh 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 273 KB

Design of a CMOS low-power and low-volta

Design of a CMOS low-power and low-voltage four-quadrant analog multiplier

✍ Weihsing Liu; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 398 KB

Design techniques for low-power systems

✍ Paul J.M Havinga; Gerard J.M Smit 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 420 KB

A Low-Power, Linearized, Ultra-Wideband

A Low-Power, Linearized, Ultra-Wideband LNA Design Technique

✍ Heng Zhang; Xiaohua Fan; Sinencio, E.S. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 711 KB

Design of a low-power, high performance,

Design of a low-power, high performance, 8×8 bit multiplier using a Shannon-based adder cell

✍ C. Senthilpari; Ajay Kumar Singh; K. Diwakar 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 673 KB

Design of voltage multiplier circuits us

Design of voltage multiplier circuits using artificial intelligence techniques

✍ Kwa-Sur Tam; Eric Bloodworth 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 741 KB

The paper shows that engineering design may be enhanced through the use of computers to automate the generation and evaluation of design alternatives. A computer program based on this concept has been developed for the design of voltage multiplier circuits. This program has generated some unconventi