✦ LIBER ✦

Low power digital PLL based TDC using low rate clocks

✍ Scribed by Park, M.J.; Lee, C.S.; Boo, H.H.; Park, M.Y.; Lee, J.Y.; Yu, H.K.; Kim, S.D.; Mhin, B.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Low-Jitter Synchronous Clock Distribut

✍ Wu, Jie; Ma, Yichao; Zhang, Jie; Xie, Mingpu 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 548 KB

A dividing ratio changeable digital PLL

✍ Kuniaki Fujimoto; Mitsutoshi Yahara; Hirofumi Sasaki 📂 Article 📅 2011 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 751 KB

A Low-Power Digital DLL-Based Clock Gene

✍ Mesgarzadeh, B.; Alvandpour, A. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 835 KB

[IEEE 2011 IEEE Custom Integrated Circui

✍ Lee, Ja-Yol; Park, Mi-Jeong; Mhin, Byonghoon; Kim, Seong-Do; Park, Moon-Yang; Yu 📂 Article 📅 2011 🏛 IEEE ⚖ 542 KB

[IEEE 2012 IEEE International Solid- Sta

✍ Hong, Jong-Phil; Kim, Sung-Jin; Liu, Jenlung; Xing, Nan; Jang, Tae-Kwang; Park, 📂 Article 📅 2012 🏛 IEEE ⚖ 434 KB

[ACM Press the 2007 international sympos

✍ Mohapatra, Debabrata; Karakonstantis, Georgios; Roy, Kaushik 📂 Article 📅 2007 🏛 ACM Press ⚖ 544 KB