✦ LIBER ✦

Low power architecture for floating point MAC fusion

✍ Scribed by Pillai, R.V.K.; Al-Khalili, D.; Al-Khalili, A.J.

Book ID: 114448422
Publisher: The Institution of Electrical Engineers
Year: 2000
Tongue: English
Weight: 216 KB
Volume: 147
Category: Article
ISSN: 1350-2387
DOI: 10.1049/ip-cdt:20000481

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Variable-Latency Floating-Point Multipli

Variable-Latency Floating-Point Multipliers for Low-Power Applications

✍ Shiann-Rong Kuang; Jiun-Ping Wang; Hua-Yi Hong 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 456 KB

ADHOC MAC: New MAC Architecture for Ad H

ADHOC MAC: New MAC Architecture for Ad Hoc Networks Providing Efficient and Reliable Point-to-Point and Broadcast Services

✍ F. Borgonovo; A. Capone; M. Cesana; L. Fratta 📂 Article 📅 2004 🏛 Springer 🌐 English ⚖ 233 KB

Low-Power Leading-Zero Counting and Anti

Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units

✍ Dimitrakopoulos, Giorgos; Galanopoulos, Kostas; Mavrokefalidis, Christos; Nikolo 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 995 KB

Unified Architecture for Double/Two-Para

Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder

✍ Jaiswal, Manish Kumar; Cheung, Ray C. C.; Balakrishnan, M.; Paul, Kolin 📂 Article 📅 2014 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 476 KB

Subsampling Architecture for Low Power R

Subsampling Architecture for Low Power Receivers

✍ DeVries, C.A.; Mason, R.D. 📂 Article 📅 2008 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 302 KB

Series Expansion based Efficient Archite

Series Expansion based Efficient Architectures for Double Precision Floating Point Division

✍ Jaiswal, Manish Kumar; Cheung, Ray C. C.; Balakrishnan, M.; Paul, Kolin 📂 Article 📅 2014 🏛 Springer 🌐 English ⚖ 773 KB