✦ LIBER ✦

Low crosstalk packaging design for Josephson logic circuits

✍ Scribed by Aoki, K.; Tazoh, Y.; Yoshikiyo, H.

Book ID: 114647641
Publisher: IEEE
Year: 1985
Tongue: English
Weight: 361 KB
Volume: 21
Category: Article
ISSN: 0018-9464
DOI: 10.1109/tmag.1985.1063705

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Packaged circuits for computer design

📂 Article 📅 1958 🏛 Elsevier Science 🌐 English ⚖ 221 KB

Power Design for Gigabit Josephson Logic

Power Design for Gigabit Josephson Logic Systems

✍ Arnett, P.C.; Herrell, D.J. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 1020 KB

Design of low-power quaternary CMOS logi

Design of low-power quaternary CMOS logic circuits

✍ Chotei Zukeran; Chushin Afuso; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1986 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB

A high-speed AC power clock for josephso

A high-speed AC power clock for josephson logic circuits

✍ Masanobu Ohhata; Masami Tokumitsu; Yasuo Tazoh; Katsuhiko Aoki 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 597 KB

Packaging design concept simulator for e

Packaging design concept simulator for electronic circuit

✍ Toosaku Kojima; Tazu Nomoto 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 360 KB 👁 1 views

When designing a printed circuit board, details of the composition of packaging such as the numbers of layers and channels could not be easily determined; therefore, when the design process proceeded to designing a package, trialand-error processes were often repeated because of the indefinite numbe

Fabrication and characteristics of NbN-b

Fabrication and characteristics of NbN-based Josephson junctions for logic LSI circuits

✍ Yano, S.; Tarutani, Y.; Mori, H.; Yamada, H.; Hirano, M.; Kawabe, U. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 675 KB