✦ LIBER ✦

Logic synthesis for a fine-grain FPGA

✍ Scribed by Zhuang, N.; Cheung, P.Y.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fine-Grain SEU Mitigation for FPGAs Usin

✍ Pratt, Brian; Caffrey, Michael; Carroll, James F.; Graham, Paul; Morgan, Keith; 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 263 KB

A Synthesis Approach for Coarse-Grained

✍ Chang Woo Kang; Iranli, A.; Pedram, M. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 566 KB

Optimality Study of Logic Synthesis for

✍ Cong, J.; Minkovich, K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 896 KB

Fine-grained parallel RNAalifold algorit

✍ Fei Xia; Yong Dou; Xingming Zhou; Xuejun Yang; Jiaqing Xu; Yang Zhang 📂 Article 📅 2009 🏛 BioMed Central 🌐 English ⚖ 434 KB

Tradeoff literals against support for lo

✍ Lu, A.; Dagless, E.; Saul, J. 📂 Article 📅 1996 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 1005 KB

ACTion: Combining logic synthesis and te

✍ Wolfgang Günther; Rolf Drechsler 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 216 KB