✦ LIBER ✦

Tradeoff literals against support for logic synthesis of LUT-based FPGAs

✍ Scribed by Lu, A.; Dagless, E.; Saul, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimality Study of Logic Synthesis for

✍ Cong, J.; Minkovich, K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 896 KB

Exploiting Symmetries to Speed Up SAT-Ba

✍ Yu Hu; Shih, V.; Majumdar, R.; Lei He 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 731 KB

[Lecture Notes in Computer Science] Fiel

✍ Hartenstein, Reiner W.; Grünbacher, Herbert 📂 Article 📅 2000 🏛 Springer Berlin Heidelberg ⚖ 213 KB

[IEEE 2009 12th International Symposium

✍ Deniziak, Stanislaw; Wisniewski, Mariusz 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 699 KB