✦ LIBER ✦

Leakage power bounds in CMOS digital technologies

✍ Scribed by Ferre, A.; Figueras, J.

Book ID: 118698260
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 384 KB
Volume: 21
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2002.1004317

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Leakage sources and possible solutions i

Leakage sources and possible solutions in nanometer CMOS technologies

✍ Elgharbawy, W.M.; Bayoumi, M.A. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 812 KB

Standby power consumption estimation by

Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits

✍ Paulo F. Butzen; Leomar S. da Rosa Jr; Erasmo J.D. Chiappetta Filho; André I. Re 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 797 KB

Leakage currents are gaining importance as design parameters in nanometer CMOS technologies. A novel leakage current estimation method, which takes into account the dependency of leakage mechanisms, is proposed for general CMOS complex gates, including non-series-parallel transistor arrangements, no

Low-Power SRAMs in Nanoscale CMOS Techno

Low-Power SRAMs in Nanoscale CMOS Technologies

✍ Zhang, K.; Hamzaoglu, F.; Yih Wang 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 693 KB

A Leakage-Compensated PLL in 65-nm CMOS

A Leakage-Compensated PLL in 65-nm CMOS Technology

✍ Chao-Ching Hung; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 857 KB

Supply and power optimization in leakage

Supply and power optimization in leakage-dominant technologies

✍ Man Lung Mui; Banerjee, K.; Mehrotra, A. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 448 KB

Designing leakage tolerant, low power wi

Designing leakage tolerant, low power wide-OR dominos for sub-130 nm CMOS technologies

✍ Bhaskar Chatterjee; Manoj Sachdev; Ram Krishnamurthy 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 177 KB