✦ LIBER ✦

Leakage Minimization of SRAM Cells in a Dual- and Dual- Technology

✍ Scribed by Amelifard, B.; Fallah, F.; Pedram, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a CNTFET-Based SRAM Cell by Du

✍ Sheng Lin, ; Yong-Bin Kim, ; Lombardi, F. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 897 KB

Classification of subsets with minimal w

✍ Hajime Tanaka 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 153 KB

A low-power four-transistor SRAM cell wi

✍ Kotabe, A.; Osada, K.; Kitai, N.; Fujioka, M.; Kamohara, S.; Moniwa, M.; Morita, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 1019 KB

A current-sensed high-speed and low-powe

✍ Shibata, N.; Watanabe, M.; Tanabe, Y. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 718 KB

Dual-band antenna design using a dual-fe

✍ Hsieh, C.; Chiu, T. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 660 KB

A 6-GHz 16-kB L1 cache in a 100-nm dual-

✍ Ye, Y.; Khellah, M.; Somasekhar, D.; Farhang, A.; De, V. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 717 KB