✦ LIBER ✦

Intelligence driven test sequence generator for VLSI design

✍ Scribed by Alaa Mohseni Behbahani; Frederick J. Hill; Mayank R. Patel

Publisher: Elsevier Science
Year: 1986
Weight: 457 KB
Volume: 18
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(86)90065-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of test architectures for VLSI de

Design of test architectures for VLSI devices

✍ Manfred Gerner 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 717 KB

Genetic algorithm for test pattern gener

Genetic algorithm for test pattern generator design

✍ Tomasz Garbolino; Gregor Papa 📂 Article 📅 2010 🏛 Springer US 🌐 English ⚖ 526 KB

A framework for intelligent test data ge

A framework for intelligent test data generation

✍ Kai-Hsiung Chang; James H. Cross; W. Homer Carlisle; David B. Brown 📂 Article 📅 1992 🏛 Springer Netherlands 🌐 English ⚖ 888 KB

Design for testability and built-in self

Design for testability and built-in self-test for VLSI circuits

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

Separating sequence overlap for automate

Separating sequence overlap for automated test sequence generation

✍ R. M. Hierons 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 446 KB

A general purpose design-for-test method

A general purpose design-for-test methodology at the analog-digital boundary of mixed-signal VLSI

✍ Johan Verfaillie; Didier Haspeslagh 📂 Article 📅 1996 🏛 Springer US 🌐 English ⚖ 424 KB

A general-purpose modular-based scan chain between the analog-digital boundary of a mixed analog/digital design is proposed. This general-purpose Design-For-Test methodology is oriented towards the test of the mixed-signal modules within the design. Implementing this structure improves the controlla