✦ LIBER ✦

Design of test architectures for VLSI devices

✍ Scribed by Manfred Gerner

Publisher: Elsevier Science
Year: 1989
Tongue: English
Weight: 717 KB
Volume: 29
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(89)90613-6

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On the design of VLSI architectures for

On the design of VLSI architectures for parallel execution of DO loops

✍ Zen Chen; Chih-Chi Chang; Tsorng-Lin Chia 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 635 KB

A high-level VLSI design for ultra-dense

A high-level VLSI design for ultra-dense instruction set computer architectures

✍ Olaf S. Schoepke 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 432 KB

Design for testability and built-in self

Design for testability and built-in self-test for VLSI circuits

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

Preface of Special Issue on VLSI Design

Preface of Special Issue on VLSI Design and Test

✍ Laurence T. Yang; Jose G. Delgado-Frias; Yiming Li; Mohammed Niamat; Dimitrios S 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 65 KB

Design of a reconfigurable VLSI processo

Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

✍ Yoshichika Fujioka; Michitaka Kameyama 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 339 KB 👁 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

Software for designing testing and simul

Software for designing testing and simulating logic devices

📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 100 KB