๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Design of test architectures for VLSI devices

โœ Scribed by Manfred Gerner


Publisher
Elsevier Science
Year
1989
Tongue
English
Weight
717 KB
Volume
29
Category
Article
ISSN
0026-2714

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


Preface of Special Issue on VLSI Design
โœ Laurence T. Yang; Jose G. Delgado-Frias; Yiming Li; Mohammed Niamat; Dimitrios S ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 65 KB
Design of a reconfigurable VLSI processo
โœ Yoshichika Fujioka; Michitaka Kameyama ๐Ÿ“‚ Article ๐Ÿ“… 1999 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 339 KB ๐Ÿ‘ 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri