In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri
β¦ LIBER β¦
On the design of VLSI architectures for parallel execution of DO loops
β Scribed by Zen Chen; Chih-Chi Chang; Tsorng-Lin Chia
- Publisher
- Elsevier Science
- Year
- 1990
- Tongue
- English
- Weight
- 635 KB
- Volume
- 8
- Category
- Article
- ISSN
- 0743-7315
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
Design of a reconfigurable VLSI processo
β
Yoshichika Fujioka; Michitaka Kameyama
π
Article
π
1999
π
John Wiley and Sons
π
English
β 339 KB
π 2 views
Architectural design of a programmable c
β
J Louzao; S Paz; D Tejera; G Bellora; G Langwagen
π
Article
π
2004
π
Elsevier Science
π
English
β 794 KB
Do Speakers Design Their Cospeech Gestur
β
Asli ΓzyΓΌrek
π
Article
π
2002
π
Elsevier Science
π
English
β 102 KB
Implementation of parallel logic solving
π
Article
π
1993
π
Elsevier Science
π
English
β 168 KB
Effects of architectural changes and ino
β
Ana L. VΓ‘zquez-Larios; Omar Solorza-Feria; Gerardo VΓ‘zquez-Huerta; Fernando Espa
π
Article
π
2011
π
Elsevier Science
π
English
β 668 KB
A new design of a single chamber MFC-A based on extended electrode surface (larger s, specific surface or surface area of electrode to cell volume) and the assemblage or 'sandwich' arrangement of the anode-proton exchange membrane-cathode (AMC arrangement) and a standard single chamber MFC-B with se
A practical methodology for the statisti
π
Article
π
1996
π
Elsevier Science
π
English
β 119 KB