𝔖 Bobbio Scriptorium
✦   LIBER   ✦

On the design of VLSI architectures for parallel execution of DO loops

✍ Scribed by Zen Chen; Chih-Chi Chang; Tsorng-Lin Chia


Publisher
Elsevier Science
Year
1990
Tongue
English
Weight
635 KB
Volume
8
Category
Article
ISSN
0743-7315

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


Design of a reconfigurable VLSI processo
✍ Yoshichika Fujioka; Michitaka Kameyama πŸ“‚ Article πŸ“… 1999 πŸ› John Wiley and Sons 🌐 English βš– 339 KB πŸ‘ 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

Effects of architectural changes and ino
✍ Ana L. VΓ‘zquez-Larios; Omar Solorza-Feria; Gerardo VΓ‘zquez-Huerta; Fernando Espa πŸ“‚ Article πŸ“… 2011 πŸ› Elsevier Science 🌐 English βš– 668 KB

A new design of a single chamber MFC-A based on extended electrode surface (larger s, specific surface or surface area of electrode to cell volume) and the assemblage or 'sandwich' arrangement of the anode-proton exchange membrane-cathode (AMC arrangement) and a standard single chamber MFC-B with se