## Abstract This article proposes an efficient power‐combining architecture with differential and single‐ended power amplifiers (PAs) in a CMOS process. The single‐ended amplifier is added for overall efficiency enhancement. To demonstrate this concept, a CMOS PA using the proposed architecture was
Integrated CMOS RF transmitter with a single-ended power amplifier
✍ Scribed by Oh, Junhee; Kim, Hyungchul; Kim, Min-su; Han, Suyeon; Ham, Junghyun; Seo, Mincheol; Jung, Sungchan; Park, Cheon-seok; Yang, Youngoo
- Book ID
- 118764617
- Publisher
- John Wiley and Sons
- Year
- 2012
- Tongue
- English
- Weight
- 711 KB
- Volume
- 55
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract A 800‐MHz power amplifier is designed using a 0.18‐μm RF CMOS process. The voltage‐combining method is used for power combining. A transmission line transformer on a printed circuit board (PCB) is designed as a power combiner. For the switching mode power amplifier, a cascaded class‐D d
## Abstract In this article, a new on‐chip power combining technique by using impedance matching Wilkinson power divider circuits will be presented. Two impedance matching Wilkinson power dividers are employed for matching the input and output impedances of the amplifier to 50 Ω as well as splittin