✦ LIBER ✦

Integer and control units for a GaAs 32-bit RISC processor

✍ Scribed by P.P. Carballo; R. Sarmiento; A. Núñez

Publisher: Elsevier Science
Year: 1993
Weight: 302 KB
Volume: 37
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(93)90026-h

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

GaAs implementation of a 32-bit RISC: La

GaAs implementation of a 32-bit RISC: Lane, J H, Niederland, R A, Rasset, T L and Geideman, W A pp 31–38

📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 101 KB

Design of a reconfigurable VLSI processo

Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

✍ Yoshichika Fujioka; Michitaka Kameyama 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 339 KB 👁 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

A 32-bit RISC implemented in enhancement

A 32-bit RISC implemented in enhancement-mode JFET GaAs: Rasset, T L, Niederland, R A, Lane, J H and Giedeman, W A pp 60–68

📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 96 KB

Design of a WSI scale parallel processor

Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units

✍ Yoshichika Fujioka; Nobuhiro Tomabechi 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 254 KB 👁 1 views

A restructurable (reconfigurable) parallel VLSI processor designed to minimize the operation delay time which can be generally used for various operations necessary for controlling an intelligent robot was proposed previously by the authors. This processor is constructed by connecting a number of pr