✦ LIBER ✦

Implementation of scalable power and area efficient high-throughput Viterbi decoders

✍ Scribed by Gemmeke, T.; Gansen, M.; Noll, T.G.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An area-efficient path memory structure

✍ E. Paaske; S. Pedersen; J. Sparsø 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 916 KB

Hardware Efficient Low-Latency Architect

✍ Chao Cheng; Parhi, K.K. 📂 Article 📅 2008 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 665 KB

Design and Implementation of Low Power H

✍ K. Cholan 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 429 KB

An area-efficient topology for VLSI impl

✍ Sparso, J.; Jorgensen, H.N.; Paaske, E.; Pedersen, S.; Rubner-Petersen, T. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 958 KB

Area- and Power-Efficient Architecture f

✍ Mohanty, B. K.; Mahajan, A.; Meher, P. K. 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 883 KB

High-throughput VLSI Implementations of

✍ Nagarajan, Vijay ;Laendner, Stefan ;Jayakumar, Nikhil ;Milenkovic, Olgica ;Khatr 📂 Article 📅 2007 🏛 Springer 🌐 English ⚖ 724 KB