✦ LIBER ✦

Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders

✍ Scribed by Chao Cheng; Parhi, K.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-throughput low-cost VLSI architectu

✍ Lee, G.G.; Lo, C.-C.; Chen, Y.-C.; Lin, H.-Y.; Wang, M.-J. 📂 Article 📅 2010 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 639 KB

High throughput and low memory access su

✍ Ronggang Wang; Mo Li; Jintao Li; Yongdong Zhang 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 248 KB

High throughput and low-latency implemen

✍ Mohanty, B.K.; Meher, P.K. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 658 KB

Area-Efficient Min-Sum Decoder Design fo

✍ Hao Zhong; Wei Xu; Ningde Xie; Tong Zhang 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 476 KB

[IEEE 2011 IEEE International Symposium

✍ Baek, Kyung-Il; Lee, Hanho; Choi, Chang-Seok; Kim, Sangmin; Sobelman, Gerald E. 📂 Article 📅 2011 🏛 IEEE ⚖ 369 KB

[IEEE 2008 5th International Symposium o

✍ Hiroyuki Yamagishi, ; Makoto Noda, 📂 Article 📅 2008 🏛 IEEE ⚖ 344 KB