✦ LIBER ✦

Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder

✍ Scribed by B. Mei; B. De Sutter; T. Vander Aa; M. Wouters; A. Kanstein; S. Dupont

Book ID: 106559425
Publisher: Springer US
Year: 2007
Tongue: English
Weight: 546 KB
Volume: 51
Category: Article
ISSN: 1939-8018
DOI: 10.1007/s11265-007-0152-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

ReSSIM: a mixed-level simulator for dyna

ReSSIM: a mixed-level simulator for dynamic coarse-grained reconfigurable processor

✍ LeiBo Liu, Wen Jia, ShouYi Yin, Dong Wang, GuanYi Sun… 📂 Article 📅 2013 🏛 Science in China Press (SCP) 🌐 English ⚖ 717 KB

A reconfigurable analog processor using

A reconfigurable analog processor using coarse-grained, heterogeneous configurable analog blocks for field programmable mixed-signal processing

✍ Wen-Hui Fu; Jun Jiang; Xi Qin; Ting Yi; Zhi-Liang Hong 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 801 KB

The multiscale coarse-graining method. I

The multiscale coarse-graining method. II. Numerical implementation for coarse-grained molecular models

✍ Noid, W. G.; Liu, Pu; Wang, Yanting; Chu, Jhih-Wei; Ayton, Gary S.; Izvekov, Ser 📂 Article 📅 2008 🏛 American Institute of Physics 🌐 English ⚖ 582 KB

The design and implementation of a recon

The design and implementation of a reconfigurable processor for problems of combinatorial computation

✍ Iouliia Skliarova; António B. Ferrari 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 414 KB

A Design Flow for Architecture Explorati

A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors

✍ Karuri, K.; Chattopadhyay, A.; Xiaolin Chen, ; Kammler, D.; Ling Hao, ; Leupers, 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 890 KB

A design of high-performance pipelined a

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

✍ Byung-Yup Lee; Kwang-Ki Ryoo 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 596 KB