𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Low power FPGA-based implementation of decimating filters for multistandard receiver

✍ Scribed by Khouja, N.; Grati, K.; Ghazel, A.

Book ID: 120194453
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 256 KB
Category: Article
ISBN-13: 9780780397262
DOI: 10.1109/DTIS.2006.1708728

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Low power digital design using modified GDI method

✍ Balasubramanian, P.; Joh, J. 📂 Article 📅 2006 🏛 IEEE ⚖ 393 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Folded cascode OTA design for wide band applications

✍ Daoud, H.; Ben Salem, S.; Zouari, S.; Loulou, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 235 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Comparison of addition structures synthesis over commercial FPGAs

✍ Sacristan, M.A.; Rodellar, V.; Diaz, A. 📂 Article 📅 2006 🏛 IEEE ⚖ 188 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Supply voltage glitches effects on CMOS circuits

✍ Djellid-Ouar, A.; Cathebras, G.; Bancel, F. 📂 Article 📅 2006 🏛 IEEE ⚖ 465 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - An application specific NoC mapping for optimized delay

✍ Wenbiao Zhou, ; Yan Zhang, ; Zhigang Mao, 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 369 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Design of secure digital communication systems using DCSK chaotic modulation

✍ Ben Farah, M.A.; Kachouri, A.; Samet, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 272 KB