𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Low power digital design using modified GDI method

✍ Scribed by Balasubramanian, P.; Joh, J.

Book ID: 121226520
Publisher: IEEE
Year: 2006
Weight: 393 KB
Category: Article
ISBN-13: 9780780397262
DOI: 10.1109/DTIS.2006.1708713

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Design of secure digital communication systems using DCSK chaotic modulation

✍ Ben Farah, M.A.; Kachouri, A.; Samet, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 272 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Folded cascode OTA design for wide band applications

✍ Daoud, H.; Ben Salem, S.; Zouari, S.; Loulou, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 235 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Synthesis of symmetric functions using quantum cellular automata

✍ Rahaman, H.; Sikdar, B.K.; Das, D.K. 📂 Article 📅 2006 🏛 IEEE ⚖ 288 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Supply voltage glitches effects on CMOS circuits

✍ Djellid-Ouar, A.; Cathebras, G.; Bancel, F. 📂 Article 📅 2006 🏛 IEEE ⚖ 465 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Comparison of addition structures synthesis over commercial FPGAs

✍ Sacristan, M.A.; Rodellar, V.; Diaz, A. 📂 Article 📅 2006 🏛 IEEE ⚖ 188 KB

[IEEE International Conference on Design

[IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - Tunis, Tunisia (2006.09.5-2006.09.7)] International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. - New generic GALS NoC architectures with multiple QoS

✍ Zid, M.; Zitouni, A.; Baganne, A.; Tourki, R. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 276 KB